

# International Journal of Advances in Electrical Engineering

E-ISSN: 2708-4582  
P-ISSN: 2708-4574  
IJAEE 2022; 3(1): 18-23  
© 2022 IJAEE  
[www.electricaltechjournal.com](http://www.electricaltechjournal.com)  
Received: 06-11-2021  
Accepted: 11-12-2021

**Harish Kumar**  
M. Tech, MDU UIET, Rohtak,  
Haryana, India

**Shamsher Singh**  
M. Tech, MDU UIET, Rohtak,  
Haryana, India

## Gate all around MOSFET

**Harish Kumar and Shamsher Singh**

### Abstract


To keep performance levels high, we've scaled down single-gate MOSFETs to nanometres over the last three decades or so, but they're still plagued by issues such as interface coupling and channel orientation as well as leakage current and latch-up. In addition, additional parameters such as short channel effects (DIBL, GIDL), body effect, hot electron effect, punch through effect, surface scattering, impact ionisation, sub threshold swing, and volume inversion have shown results in terms of an increase in leakage current, a decrease in inversion charge, and a decrease in the drive current since the double-gate MOSFET came into existence. Comparing double- and single-gate MOSFET design, this article evaluated several performance parameters and channel material configurations for both configurations and also analysed different channel materials along with its structural orientation and the future uses of these devices.

**Keywords:** Scaling, double-gate, MOSFET, short channel effects, volume inversion

### Introduction

There was a need in the early 1930s for a device that could potentially replace large-sized Vacuum Tubes that were expensive, slow to operate, and consumed a lot of power. The concept of FETs (Field Effect Transistor) was born out of this need. However, FETs do not effectively demonstrate structure because surface states were present at the interface of semiconductor and oxide, preventing an electric field from entering the semiconductor matrix <sup>[1]</sup>.

Combining three layers of metals (M), oxide (O), and semiconductor (S) on top of a grown silicon dioxide (SiO<sub>2</sub>) layer on the surface of the semiconductor allows electric field to enter into semiconductor material and gives rise to new invention concept named Silicon (Si) based MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) with a single-gate configuration (SG-MOSFET) as shown in Fig. 1. 1. Because of their high value and rarity as early 1960s building blocks, MOSFETs are still used as fundamental switching components in the area of ICs today while maintaining a basic structure that is very close to an early 1960s design <sup>[2, 3]</sup>. When Moore's Law was initially presented, it said that the number of transistors in a device would double every 18 months.



**Fig 1:** Single-Gate Configuration of MOSFET

An increasing number of transistors may be accommodated by increasing the size of a specific region, as illustrated in Figure 2.

In order to replace the current single-gate MOSFET, researchers have been focusing on finding the most efficient chips with higher speeds, low power consumption, and higher carrier mobility, as well as lowering transistor costs per chip by using non-Si materials that have capabilities like higher carrier mobility, high speed device applications, and low power consumption <sup>[3-8]</sup>.

**Correspondence**  
**Harish Kumar**  
M. Tech, MDU UIET, Rohtak,  
Haryana, India

The need to reduce power usage and dissipation. There are several dimensions characteristics that have an impact on the device, but all of them are reduced in Table I when considering device scaling. Scaling's primary benefits include.

1. Increased packing density
2. Enhancement of chip performance.
3. Cost-Effectiveness is improved.
4. Delays at the gate are reduced.
5. Frequency's working range expands




Fig 2: Moore's Law

Table 1: Scaling Parameters

| Device Specifications | Notation | Scaling done at Constant Electric Field | Scaling done at Constant Voltage |
|-----------------------|----------|---|----------------------------------|
| Length of Channel     | L        | $\mu^{-1}$                              | $\mu^{-1}$                       |
| Width of Channel      | W        | $\mu^{-1}$                              | $\mu^{-1}$                       |
| Capacitance of Gate   | CG       | $\mu^{-1}$                              | $\mu^{-1}$                       |
| Capacitance of Oxide  | COX      | $\mu$                                   | $\mu$                            |
| Electric Field        | E        | Constant                                | $\mu$                            |
| Transit Frequency     | FT       | $\mu$                                   | $\mu^2$                          |
| Current               | I        | $\mu^{-1}$                              | $\mu$                            |
| Substrate Doping      | NA       | $\mu^2$                                 | $\mu^2$                          |
| Power                 | P        | $\mu^{-2}$                              | $\mu$                            |
| Oxide Thickness       | TOX      | $\mu$                                   | $\mu^{-1}$                       |
| Transit Time          | TT       | $\mu^{-2}$                              | $\mu^{-2}$                       |
| Voltage               | V        | $\mu^{-1}$                              | Constant                         |

Note:  $\mu$  is scaling factor

Device scaling has several drawbacks in the form of Short Channel Effects (SCE), which are especially prevalent in Short Channel Devices (SCD). It is a kind of short-channel device if its channel length is equal to or less than its source and drain depletion junction layer width. As shown in Table II, there are a number of significant SCEs that influence performance. Since there is a large electric field present inside a tiny short channel gap when scaling is reduced, the SCE become more noticeable [9–15] as the device begins to work as expected. These impacts are mostly caused by two distinct phenomena.

1. Changes to the threshold voltage were made.
2. limitations imposed by the peculiarities of electron drift.

The notion of multi-gate, one of which is the double-gate MOSFET configuration, was born out of the need to reduce the limits imposed by single-gate Si-based MOSFETs while simultaneously investigating other channel materials and device structures (DG-MOSFET). DG-MOSFET is a device that uses two gates at the same time. In order to maximise gate control over the channel and increase gate coupling, these two gates are located on opposite sides of the device and separated by gate oxide of constant or variable thickness, as shown in Figure 3. This results in better current in the drain when fringing electric field lines move from the drain terminal to the source terminal. We must supply a voltage between the gate terminal and the source terminal (VGS) larger than or equal to the threshold voltage (VTH), i.e.  $V_{GS} > V_{TH}$ , before electrons may travel in this

device. This is due to a rise in electron energy level [16-22] that occurs after delivering VGS  $V_{TH}$ , resulting in an exponential increase in injection electron (electromagnetic flow in an N-type channel and a reversible flow in a P-type channel).

Research in this work focuses on the distinct double-gate MOSFETs in terms of channel material configuration, structural orientation, and potential applications. There are four additional parts in total on the remaining paper. Second, we'll take a look at traditional simulations of double-gate MOSFETs using various channel materials done by various researchers in the past, as well as actual uses of those simulations. The last portion of the paper will be presented in the third segment. In the fourth segment, we'll talk about the scope of the project. Finally, we get to the conclusion of the references section of this work.




Fig 3: Double-Gate Configuration of MOSFET

**Table 2:** Short Channel Effects

| Short Channel Effect                  | Reason   |
|---------------------------------------|--|
| Gate Induced Drain Lowering (GIDL)    | Off-state leakage current flows through the substrate-to-drain connection when gate biasing is done either at zero or negative voltage, since the depletion zone underneath the gate and drain overlaps.   |
| Drain Induced Barrier Lowering (DIBL) | No matter whether the gate voltage is lower than the threshold voltage, electrons may flow freely between the source and drain even if the drain voltage is raised.  |
| Surface Scattering                    | Collisions with other electrons, which travel faster into the depletion zone, cause additional surface scattering due to the roughness of this region's topography, which in turn accelerates these electrons.   |
| Saturation Velocity                   | Saturation current flows due to carrier velocity instead of the pinch off point when MOSFETs are running in saturation mode and the bias voltage is not dropped, resulting in reduced trans conductance.   |
| Hot Electron Effect                   | High electric fields in the depletion area cause electrons trapped in the oxide layer to accumulate charge, resulting in a rise in threshold voltage.  |
| Threshold Voltage Roll Off            | Because the channel lengths of short-channel devices are on a par with the widths of the depletion junction layers of the sources and drains, the electric field pattern created by the gate is 2D, lowering the threshold voltage for MOSFET functioning. |
| Punch Through                         | Depletion regions combine in short channel devices, causing an unregulated flow of current that cannot even be controlled by gate bias.  |
| Oxide Tunneling Effect                | For short channel devices, a strong electric field in the depletion zone causes a drop in the thickness of the oxide layer, which in turn increases the flow of current in the gate.   |
| Carrier Mobility Degradation          | When a strong electric field is present in the depletion zone, electrons are propelled to the depletion region, where they collide, and this reduces the surface mobility.   |
| Parasitic Resistance                  | As the channel length reduces, parasitic resistance directly affects on-current and must be maintained low in short channel devices.   |
| Parasitic Capacitance                 | A low on-current is hampered by parasitic capacitance, which is present in short-channel devices. This parasitic capacitance worsens with decreasing channel length.   |
| Sub Threshold Leakage Current         | When the gate voltage is smaller than the threshold voltage, a weak inversion conduction area is formed by the Hot Electron Effect, resulting in a flow of diffusion current between the drain and source.   |
| Reverse Bias Leakage Current          | The flow of reverse bias current between Because of the junction area, MOSFETs in the reverse bias or off state have shown to have drain-source and substrate problems.  |

**Literature review**

Double-gate MOSFET simulations based on various channel materials used by various researchers are discussed in this part, along with the practical uses of these simulated

designs. For the purposes of this article, the various materials and gate configurations that have been employed so far have been summarised. Table- III

**Table 3:** Different channel materials, Gate configuration and Applications

| References | Channel Materials and Gate Configuration                            | Application  |
|------------|---|--|
| [22]       | Si <sub>0.2</sub> Ge <sub>0.8</sub>                                 | Thermoelectric Applications  |
| [23]       | Si <sub>1-x</sub> Ge <sub>x</sub>                                   | Source Step-FinFET and Inverter Applications   |
| [24-25]    | SiGe  | In order to improve the ballistic carrier's velocity, optical interconnect applications that need high speed and high volume |
| [26]       | Si <sub>0.75</sub> Ge <sub>0.25</sub>                               | On-State Current Applications with Improved Channel Controllability  |
| [27]       | Graphene Nanoribbon   | Applications in DNA and Gas Sensing  |
| [28]       | Si Nanowire   | Amplifiers for Low Noise   |
| [29]       | Ge Nanowire   | High Mobility Channel Applications   |
| [30]       | Nanoscale Ge  | High Speed and High Mobility Junction less Configuration Applications  |
| [31]       | Nanoscale Si  | Low Power and Tunnel FET Applications  |
| [32]       | Analytical Model  | Subthreshold Region Applications   |
| [33]       | Fully Depleted SOI  | Radio Frequency Applications   |
| [34]       | Vertical Slit   | 3-DM Integration Applications  |
| [35]       | Gate All Around   | 6-Transistor SRAM Cell Applications  |
| [36]       | β-Ga <sub>2</sub> O <sub>3</sub> , HfO <sub>2</sub> Gate Dielectric | High Power and High Temperature Electronic Devices   |
| [37]       | Heterogeneous Dielectric-Gate All Around-Tunnel                     | Improving Device Reliability Applications  |
| [38]       | Gaussian Like Doping  | Optimization Peak Doping Concentration Applications  |
| [39]       | Doping Dependent Stack Channel                                      | Multiple Threshold Voltage FinFET Configuration Applications   |
| [40]       | Negative Capacitance  | Energy Delay Tradeoffs in Low Power Region Switching Applications  |
| [41]       | Heterojunction Tunnel Compact Model                                 | Optimize Tunnel Logic Inverter Applications  |
| [42]       | 2D Short Channel Semiconductor Material IV Model                    | Sub Threshold and Velocity Saturation Improvement Applications   |
| [43]       | III-V Compound Semiconductors                                       | High Speed and Electrostatic Scaling Behavior Applications   |
| [43]       | InGaSb  | P-Channel MOSFETs Applications   |
| [43-44]    | InGaAs  | Current Amplification, N-Channel Configuration and Wide Channel Interactions Applications                                    |
| [44]       | Novel Dual Gate (In <sub>0.75</sub> Ga <sub>0.25</sub> As)          | Current Amplification and Wide Channel Interactions Applications   |
| [45]       | Optimum High K-Oxide Ultra Scaling                                  | Improving Gate Leakage Ultra-Scaled Applications   |
| [46]       | Dual Material   | High Performance Circuit Applications  |
| [46]       | Dual Material Graded Channel  | Threshold Voltage Applications   |
| [47]       | SiGe/SiC Asymmetric Dual-K Spacer                                   | High Performance and Robust 6-Transistor (FinFET) SRAM Cell  |

|      |                                | Applications  |
|------|--------------------------------|---|
| [48] | Sub 100 nm Tunnel FET          | DRAM Applications   |
| [49] | GaN                            | Commercial Power Devices and Converter Design Applications        |
| [50] | Arsenic (As) and Antimony (Sb) | High Performance Digital Applications                             |
| [51] | SiGe Shell                     | Ultrathin P-FinFET Applications                                   |
| [52] | Ge Ferroelectric               | Current Drivability Applications                                  |
| [53] | Schottky Barrier               | Leakage Current Improvement Applications                          |
| [54] | Cylindrical Surrounding Gate   | Improved Hot Carrier Reliability and Radio Frequency Applications |
| [55] | Gate Engineering               | Stack Arrangement and Lateral Placed Gate Applications            |
| [55] | Channel Engineering            | Pocket Engineering and Graded Doping Applications                 |
| [55] | Work Engineering               | Diminishing Threshold Voltage Applications                        |

Upon examination of the above table, it is clear that the research work carried out by researchers in channel materials such as Si<sub>0.2</sub>Ge<sub>0.8</sub>, Si<sub>1-x</sub>Gex, SiGe, and Si<sub>0.75</sub>Ge<sub>0.25</sub> can be a watershed moment in the future, as Ge in the future can be a better alternative for Si based integrated circuits, as Ge not only possesses both balanced and high electron mobility and hole mobility, but it also has a higher density of states in comparison to the other III–V. Upon examination of the above table, it is clear that the research work carried out by researchers in channel materials such as Si<sub>0.2</sub>Ge<sub>0.8</sub>, Si<sub>1-x</sub>Gex, SiGe, and Si<sub>0.75</sub>Ge<sub>0.25</sub> can be a watershed moment in the future, as Ge in the future can be a better alternative for Si based integrated circuits, as Ge not only possesses both balanced and high electron mobility and hole mobility, but it also has a higher density of states in comparison to the other III–V.

**Result analysis**

Table IV summarises the performance characteristics for the

various channel materials and Table V summarises the comparative findings for the double gate MOSFET and single gate MOSFET studied in this work. Double-gate MOSFETs outperform single-gate MOSFETs in terms of performance, and their many benefits suggest that they should be pursued for future applications. DG MOSFETs have a phenomenally tiny structure, which has a promising future in the area of VLSI design from the previous explanation. Reliability is extremely high, costs are reasonable, power consumption is low, and it uses a tiny amount of space, which leads to better gate electrostatic control of the conducting channel and dynamic voltage management, thereby providing greater performance. Nanoscale CMOS circuits, which are in high demand in the electronics and communication industries, would benefit greatly from this technology, which meets all of the standards for IC design. So it can be inferred that the future of these gated communities will be bright in the years ahead.

**Table 4:** Different Channel materials used for making comparison between Single Gate MOSFET and Double Gate MOSFET

| Channel Materials                     | Used in Single Gate Configuration of MOSFET | Used in Double Gate Configuration of MOSFET |
|---------------------------------------|---|---|
| Si                                    | Yes   | Yes   |
| SiGe                                  | Yes   | Yes   |
| InGaSb                                | Yes   | Yes   |
| InGaAs                                | Yes   | Yes   |
| Si <sub>0.75</sub> Ge <sub>0.25</sub> | Yes   | Yes   |
| Si <sub>0.2</sub> Ge <sub>0.8</sub>   | Yes   | Yes   |

**Table 5:** Comparison between Single Gate Configuration of MOSFET and Double Gate Configuration of MOSFET for different channel materials

| Performance Parameters       | Single Gate Configuration of MOSFET                  | Double Gate Configuration of MOSFET                  |
|------------------------------|--|--|
| Electron Mobility of Channel | In Order of 1500 cm <sup>2</sup> /Vs                 | In Order of 3420 cm <sup>2</sup> /Vs                 |
| Hole Mobility of Channel     | In Order of 450 cm <sup>2</sup> /Vs                  | In Order of 1610 cm <sup>2</sup> /Vs                 |
| Bandgap of Channel Material  | Multiple of 1.12 eV                                  | Multiple of 0.66 eV                                  |
| Electric Field               | Requires Break Below field of ~ 10 <sup>7</sup> V/cm | Requires Break Below field of ~ 10 <sup>5</sup> V/cm |
| Saturation Velocity          | Multiple of 107 cm/s                                 | Multiple of 6*10 <sup>6</sup> cm/s                   |
| Off State Leakage Current    | Greater than 1nA/um                                  | Less than 1nA/um                                     |
| Drive Current Delay          | Higher Order Range of 0.1 ns                         | Lower Order Range of 0.05 ns                         |
| Power Dissipated             | Between 0.5 J/s to 0.7 J/s                           | Between 0.1 J/s to 0.3 J/s                           |
| Threshold Voltage            | Between 0.35 V to 0.45 V                             | Between 0.1 V to 0.3 V                               |

**Conclusion**

This conclusion can be drawn after analysing all the theoretical work done by different researchers theoretically in terms of different performance parameters for different channel materials and comparing the double gate MOSFET configuration with single gate MOSFET configuration in terms of different performance parameters for different channel materials. Double-gate MOSFETs are expected to outperform single-gate MOSFETs in various performance parameters for various channel materials in the future, according to previous theoretical and experimental work,

and this device configuration has a promising future as a potential replacement for single-gate MOSFETs in the near future.

**References**

1. Khushwa P. Modelling of Substrate Depletion, Self-heating, Noise and High Frequency Effects in Fully Depleted SOI MOSFETs, Department of Electrical Engineering, Indian Institute of Technology, Kanpur, 2016 Oct.
2. Raskin JP. SOI technology pushes the limits of CMOS

- for RF applications, IEEE 16th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2016 Jan, 17-20.
3. Huyghebaert C, Schram Smets Q, Agarwal TK, Verreck D, Brems S, Phommahaxay A, *et al.* 2D materials: roadmap to CMOS integration, 2018 IEEE International Electron Devices Meeting (IEDM), 2018 Dec, 1-4.
  4. Shakeri M, Teymourzadeh R, Maroofoe P. Scaling Trend of CMOS based RF circuits, IEEE Conference of Semiconductor, 2019 July, 1-5.
  5. Radamson HH, He X, Zhang Q, Liu J, Cui H, Xiang J, *et al.* Miniaturization of CMOS, Micromachines (Basel). 2019 April;10(5):1-52.
  6. Angelov GV, Nikolov DN, Hristov MH. Technology and Modelling of Nonclassical Transistor Devices, Hindawi International Journal of Electrical and Computer Engineering, 2019 Nov, 1-18.
  7. Agarwal H, Chang HL, Chauhan YS, Duarte JP, Kushwaha P, Lin YK, *et al.* Unified Compact Model for Gate All Around FETs- Nanosheets, Nanowires, Multi Bridge Channel MOSFETs, Informatics, Electronics and Microsystems: Tech Connect Briefs. 2018 May;4(1):249-252.
  8. Tiwari VA, Divakaruni R. Analysis of Systematic and Random Variation of Gate-Induced Drain Leakage in Silicon-Germanium channel PFET, 2016 3rd International Conference on Emerging Electronics (ICEE), 2016 Dec, 1.
  9. Cristoloveanu S, Wan J, Zaslavsky A. A Review of Sharp-Switching Devices for Ultra-Low Power Applications, IEEE Journal of the Electron Devices Society. 2016 Sept;4(5):216-227.
  10. Medury AS, Bhat KN, Bhat N. Impact of carrier quantum confinement on the short channel effects of double-gate silicon-on-insulator FINFETs, Microelectronics Journal, Elsevier. 55(1), 143-151.
  11. Talukdar B, Pradhan PC, Agarwal A. Review Paper on New Technology Based Nanoscale Transistor, Advances in Materials Science and Engineering: An International Journal (MSEJ). 2016 March;3(1):39-58.
  12. Maduagwa UA, Srivastava VM. Performance of Potential Distribution of CSDG MOSFET Using Evanescent-Mode Analysis, International Journal of Emerging Technologies in Learning (IJET). 2018;7(4):5649-5653.
  13. Srivastava VM. Scaling Effect of Cylindrical Surrounding Double-Gate MOSFET: A Device Beyond 22 nm Technology, 2017 International Conference on Advanced Computing and Communication Systems (ICACCS -2017), 2017 Jan, 1-5.
  14. Das TD, Pradhan R, Singh D, Rath A, Pattnaik S. Performance Analysis of Devices in Double Gate MOSFET, International Journal of Engineering and Advanced Technology (IJEAT), ISSN: 2249 – 8958. 2017 Oct;7(1):131-136.
  15. Narwade SP, Bhurke AU, Makdey S. Study on Performance of 22nm Single Gate and Multi-Gate MOSFET International Journal of Scientific Engineering and Research (IJSER), ISSN: 2347-3878. 2016 Oct;4(10):42-45.
  16. Singh A, Kapoor D, Sharma R. Performance analysis of SiGe double-gate N-MOSFET Journal of Semiconductors. 2017 April;38(4):1-7.
  17. Sharma B, Ramola V. A Review on Double Gate MOSFET, World Journal of Engineering Research and Technology (WJERT). 2017;3(4):105-111.
  18. Witters L, Arimura H, Sebaai F, Hikavy A, Milenin AP, Loo R, *et al.* Strained Germanium Gate-All-Around PMOS Device Demonstration Using Selective Wire Release Etch Prior to Replacement Metal Gate Deposition, IEEE Transactions on Electron Devices. 2017 Nov;64(11):4587-4593.
  19. Sood H, Srivastava VM, Singh G. Advanced MOSFET Technologies for Next Generation Communication Systems-Perspective and Challenges: A Review, Journal of Engineering Science and Technology Review. 2018 July;11(3):180-195.
  20. Taiyer ZM, Nobi SMJ, Md Islam R. Performance of SMGAA and DMGAA SiGe MOSFETs: A Comparative Study, Proceedings of the 2017 4th International Conference on Advances in Electrical Engineering, 2017 Sept, 719-724.
  21. Saha SK. Modelling Statistical Dopant Fluctuations Effect on Threshold Voltage of Scaled JFET Devices, IEEE Open Access Journal. 2016 March;4(1):507-513.
  22. Singh A, Kapoor D, Sharma R. Review of SiGe Double Gate N-MOSFET, International Journal of Information Technology & Systems. 2015 March;4(1):19-24.
  23. Saha R, Bhowmick B, Baishya S. Effect of Ge Mole Fraction on Electrical Parameters of Si<sub>1-x</sub>Ge<sub>x</sub> Source Step-FinFET and its Application as an Inverter, Springer Science. 2018 April;11(1):209-219.
  24. Nguyen L, Izadi A, Denoyer G. SiGe BiCMOS Technologies for High-Speed and High-Volume Optical Interconnect Applications, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 2016 Sept, 1-8.
  25. Teherani JT. A Comprehensive Theoretical Analysis of Hole Ballistic Velocity in Si, SiGe, and Ge: Effect of Uniaxial Strain, Crystallographic Orientation, Body Thickness, and Gate Architecture, IEEE Transactions on Electron Devices. 2017 Aug;64(8):3316-3323.
  26. Vandana B, Das JK, Mohapatra SK, Tripathi SL. Impact of Channel Engineering (Si<sub>0.75</sub>Ge<sub>0.25</sub>) Technique on Gm (Transconductance) And Its Higher Order Derivatives Of 3D Conventional and Wavy Junctionless FinFETs (JLT), FACTA UNIVERSITATIS, Electronics and Energetics. 2018 June;31(2):257-265.
  27. Tamersit K, Djefal F. Double-Gate Graphene Nanoribbon Field-Effect Transistor for DNA and Gas Sensing Applications: Simulation Study and Sensitivity Analysis, IEEE Sensors Journal. 2016 June;16(11):4180-4191.
  28. Gupta N, Chaujar R. Influence of Gate Metal Engineering on Small Signal and Noise Behavior of Silicon Nanowire MOSFET for Low Noise Amplifiers, Applied Physics A, Springer. 2016;122(8):717-725.
  29. Wu H, Wu W, Si M, Ye PD. Demonstration of Ge Nanowire CMOS Devices and Circuits for Ultimate Scaling, IEEE Transactions on Electron Devices. 2016 Aug;63(8):3049-3056.
  30. Jiang C, Liang R, Wang J, Xu J. Subthreshold Behaviours of Nanoscale Silicon and Germanium Junctionless Cylindrical Surrounding-Gate MOSFETs, Physical Sciences Review. 2016 April;3(3):1-27.
  31. Ranjan R, Rao MA, Pradhan KP, Sahu PK. A

- comprehensive investigation of silicon film thickness (TSI) of nanoscale DG TFET for low power applications, *Advances in Natural Sciences: Nanoscience and Nanotechnology*. 2016 Aug;7(3):1-7.
32. Duggal D, Sharma R. Review article on Analytical Models for Single Gate and Double Gate MOSFETs in Subthreshold Regime, *International Conference on Microelectronics, Computing and Communications (MicroCom)*, 2016 Jan, 1-4.
  33. Raskin JP. Analogue and RF performances of Fully Depleted SOI MOSFET, *ISTE Open Science, FDSOI*. 2019 April;19(2):1-18.
  34. Yang PL, Hook TB, Oldiges PJ, Bruce B. Doris, —Vertical Slit FET at 7-nm Node and Beyond, *IEEE Transactions on Electron Devices*. 2016 Aug;63(8):3327-3334.
  35. Zheng P. Advanced MOSFET Structures and Processes for Sub-7 nm CMOS Technologies, *Electrical Engineering and Computer Sciences University of California, Berkeley*, 2016 Dec.
  36. Tadjerz MJ, Mahadik NA, Wheeler VD, Glaser ER, Ruppalt L, Koehler D, *et al.* Communication A (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with +2.9 V Threshold Voltage and HfO<sub>2</sub> Gate Dielectric, *ECS J. Solid State Science Technology*. 2016 July;5(9):468-470.
  37. Madan J, Chaujar R. Interfacial Charge Analysis of Heterogeneous Gate Dielectric-Gate All Around-Tunnel FET for Improved Device Reliability, *IEEE Transactions on Device and Materials Reliability*. 2016 June;16(2):227-234.
  38. Singh B, Gola D, Singh K, Goel E, Kumar S, Jit S. Analytical Modelling of Channel Potential and Threshold Voltage of Double-Gate Junctionless FETs With a Vertical Gaussian-Like Doping Profile, *IEEE Transactions on Electron Devices*. 2016 June;63(6):2299-2305.
  39. Dubey S, Kondekar P. Doping dependent stacked channel FinFET for multiple threshold voltage applications, *3rd International Conference on Emerging Electronics (ICEE)*, 2016 Dec, 1-4.
  40. Pahwa G, Dutta T, Agarwal A, Chauhan YS. Energy-Delay Tradeoffs in Negative Capacitance FinFET based CMOS Circuits, *3rd International Conference on Emerging Electronics (ICEE)*, 2016 Dec, 1-4.
  41. Dong Y, Zhang L, Li X, Lin X, Chan M. A Compact Model for Double-Gate Heterojunction Tunnel FETs, *IEEE Transactions on Electron Devices*. 2016 Nov;63(11):4506-4513.
  42. Nguyen L, Izadi A, Denoyer G. A Short-Channel I –V Model for 2-D MOSFETs, *IEEE Transactions on Electron Devices*. 2016 June;63(6):2550-2555.
  43. Alamo JAD, Antoniadis DA, Lin J, Lu W, Vardi A, Zhao X. Nanometer-Scale III-V MOSFETs, *IEEE Journal of the Electron Devices Society*. 2016 Sept;4(5):205-214.
  44. Sharma BS, Bhat MS. A Novel Dual-Gate Nano-Scale InGaAs Transistor with modified Substrate Geometry, *2017 International Conference on Innovations in Electronics, Signal Processing and Communication (IESC)*, 2017 April, 1-4.
  45. Jelodar MS, Ilatikhameneh H, Kim S, Ng K, Sarangapani P, Klimeck G. Optimum High-k Oxide for the Best Performance of Ultra-Scaled Double-Gate MOSFETs, *IEEE Transactions on Nanotechnology*. 2016 Nov;15(6):904-910.
  46. Singh B, Gola D, Singh K, Goel E, Kumar S, Jit S. 2-D Analytical Modelling of Threshold Voltage for Graded-Channel Dual-Material Double-Gate MOSFETs, *IEEE Transactions on Electron Devices*. 2016 March;63(3):966-973.
  47. Gopal M, Sharma V, Vishvakarma SK. Evaluation of static noise margin of 6T SRAM cell using SiGe/SiC asymmetric dual-k spacer FinFETs, *Micro & Nano Letters, Institution of Engineering and Technology*. 2017 July;12(12):1028-1032.
  48. Navlakha N, Lin JT, Kranti A. Retention and Scalability Perspective of Sub-100-nm Double Gate Tunnel FET DRAM, *IEEE Transactions on Electron Devices*. 2017 April;64(4):1561-1567.
  49. Jones EA, Wang FF, Costinett D. Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges, *IEEE Journal of Emerging and Selected Topics in Power Electronics*. 2016 Sept;4(3):19-24.
  50. G Performance of Arsenene and Antimonene double-gate MOSFETs from first principles, Pizzi, M. Gibertini, E. Dib, N. Marzari, G. Iannaccone and G. Fiori, — *Nature Communication*. 2016 Aug;7;1-9.
  51. Yu E, Lee WJ, Jung J, Cho S. Ultrathin SiGe Shell Channel p-Type FinFET on Bulk Si for Sub-10-nm Technology Nodes, *IEEE Transactions on Electron Devices*. 2018 April;65(74):1290-1297.
  52. Bansal M, Kaur H. Analytical drain current model to study the impact of interface trap charges on device performance of Double Gate Ge Ferroelectric FET (DGGFeFET), *Proc. IEEE Conference on Emerging Devices and Smart Systems (ICEDSS 2018)*, 2018 March, 1-4.
  53. Schwarz M, Kloes A. Analysis and Performance Study of III–V Schottky Barrier Double-Gate MOSFETs Using a 2-D Analytical Model, *IEEE Transactions on Electron Devices*. 2016 July;63(7):2757-2763.
  54. Verma JHK, Haldar S, Gupta RS, Gupta M. Modeling and simulation of cylindrical surrounding double-gate (CSDG) MOSFET with vacuum gate dielectric for improved hot-carrier reliability and RF performance, *Springer, Journal of Computational Electronics*. 2016 June;15(2):657-665.
  55. Goyal N, Sah N. Review Article on Impact of Various Engineering on Double Gate MOSFET, *International Journal of Information Technology & Systems ISSN: 2277-9825*. 2018 April;45(2):38-43.